The Risc-v Instruction Set Manual Volume I User-level Isa

Posted on by

  1. Risc-v Instruction Set Manual
  2. The Risc-v Instruction Set Manual

RISC-V Instruction Set Manual, Volume 1: User-Level ISA.which is interesting but it never actually gives values for the opcodes/funct3 and other instruction formats. For example, the LOAD/STORE/BRANCH opcodes are listed by name but it does not provide the actual bit values they represent. Where are all the codes actual listed? I am referring to the tables in Chapter 9 'RV32/64G Instruction Set Listings' in 'Risc-V Instruction Set Manual/Volume I: User-Level ISA Version 2.1' where the intent is to list each opcode only once: RV32I Base Instruction Set 0000000 shamt rs1 001 rd 0010011 SLLI 0000000 shamt rs1 101 rd 0010011 SRLI 0100000 shamt rs1 101 rd 0010011 SRAI.

Risc-v instruction set

This repository contains the LaTeX source for the draft RISC-V Instruction SetManual. At the time of this writing, none of these specifications have beenformally adopted by the RISC-V Foundation.

Instruction

May 24, 2018  RISC-V Instruction Set Manual. This repository contains the LaTeX source for the draft RISC-V Instruction Set Manual. At the time of this writing, none of these specifications have been formally adopted by the RISC-V Foundation. This work is licensed under a Creative Commons Attribution 4.0 International License. See the LICENSE file for details. The RISC-V Instruction Set Manual Volume I: User-Level ISA Document Version 2.2 Editors: Andrew Waterman 1, Krste Asanovi c;2 1SiFive Inc., 2CS Division, EECS Department, University of California, Berkeley andrew@sifive.com, krste@berkeley.edu May 7, 2017. RISC-V (pronounced risk-five) is a new instruction set architecture (ISA) that was originally designed to support computer architecture research and education, but which we now hope will become a standard open architecture for industry implementations. The RISC-V manual is structured in two volumes. This volume covers the user-level ISA design, including optional ISA extensions.

This work is licensed under a Creative Commons Attribution 4.0 InternationalLicense. See the LICENSE file for details.

The Manual is split up into the following volumes:

  • Volume I: User-Level ISA
  • Volume II: Privileged Architecture

Official versions of the specifications are available athttps://riscv.org/specifications/

The risc-v instruction set manual

Compiled versions of the most recent drafts of the specifications are available athttps://github.com/riscv/riscv-isa-manual/releases/latest

Older official versions of the specifications are available athttps://github.com/riscv/riscv-isa-manual/releases/tag/archive

Risc-v Instruction Set Manual

The canonical list of open-source RISC-V implementations' marchid CSR valuesis available at https://github.com/riscv/riscv-isa-manual/blob/master/marchid.md

The Risc-v Instruction Set Manual

  1. RISC-V, The Free and Open RISC Instruction Set Architecture. RISC-V Foundation (2016). https://riscv.org. Accessed 14 Jun 2016
  2. Waterman, A., Lee, Y., Patterson, D.A., Asanovic, K.: The RISC-V instruction set manual, volume i: base user-level ISA. EECS Department, UC Berkeley, Technical report UCB/EECS-2011-62 (2011)Google Scholar
  3. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. Elsevier (2011)Google Scholar
  4. Chisel. The Regents of the University of California (2015). https://chisel.eecs.berkeley.edu. Accessed 14 Jun 2016
  5. Magyar, A., Lee, Y., Ou, A.: Z-Scale: Tiny 32-bit RISC-V Systems with Updates to the Rocket Chip generator. The International House, Berkeley (2015)Google Scholar
  6. Verilog version of Z-scale, vscale (2016). https://github.com/ucb-bar/vscale. Accessed 14 Jun 2016
  7. Schmidt, C.: “RISC-V” Rocket Chip “Tutorial”. UC Berkeley (2015)Google Scholar
  8. Duran, L.R.C., et al.: A 32-bit RISC-V AXI4-lite bus-based Microcontroller with 10-bit SAR ADC. In: VII Latin American Symposium on Circuits and Systems (LASCAS) (2016)Google Scholar
  9. PULPino. http://www.pulp-platform.org. Accessed 25 May 2017
  10. https://en.wikipedia.org/wiki/LowRISC. Accessed 25 May 2017
  11. Waterman, A., Lee, Y., et al.: The RISC-V Instruction Set Manual, Volume II: Privileged Architecture. CS Division, EECS Department, University of California, Berkeley (2015)Google Scholar
  12. Girard, O.: OpenCores openMSP430, Revision 1.13, 19 May 2015Google Scholar
  13. Error Detection and Correction: Supplement to Logic and Computer Design Fundamentals. Pearson Education (2004)Google Scholar
  14. Duran, C., Rueda, L., Castillo, G., et al.: A 32-bit 100 MHz RISC-V Microcontroller with 10-bit SAR ADC in 130 nm CMOS GP. In: Third RISC-V Workshop Proceedings (2016)Google Scholar
  15. Gupta, S., Gala, N., et al.: SHAKTI-F: a fault tolerant microprocessor architecture. In: IEEE 24th Asian Test Symposium (2015)Google Scholar